ynm

Physics, Semicondcutors, Materials Science

Fully inkjet printed flexible SWCNT based TFT: Impact of traps on characteristics


Journal article


Manoranjan, Paramita Kar Choudhury, Y. N. Mohapatra
APL Electronic Devices, 2025

Semantic Scholar DOI
Cite

Cite

APA   Click to copy
Manoranjan, Choudhury, P. K., & Mohapatra, Y. N. (2025). Fully inkjet printed flexible SWCNT based TFT: Impact of traps on characteristics. APL Electronic Devices.


Chicago/Turabian   Click to copy
Manoranjan, Paramita Kar Choudhury, and Y. N. Mohapatra. “Fully Inkjet Printed Flexible SWCNT Based TFT: Impact of Traps on Characteristics.” APL Electronic Devices (2025).


MLA   Click to copy
Manoranjan, et al. “Fully Inkjet Printed Flexible SWCNT Based TFT: Impact of Traps on Characteristics.” APL Electronic Devices, 2025.


BibTeX   Click to copy

@article{manoranjan2025a,
  title = {Fully inkjet printed flexible SWCNT based TFT: Impact of traps on characteristics},
  year = {2025},
  journal = {APL Electronic Devices},
  author = {Manoranjan and Choudhury, Paramita Kar and Mohapatra, Y. N.}
}

Abstract

Fully inkjet printed thin film transistors (TFTs) are a key demand for large area flexible circuits. We demonstrate flexible TFTs and logic gates, in which all layers are inkjet printed using polymer wrapped semiconducting single walled carbon nanotubes (SWCNTs) ink as a channel layer and PVP ink as a dielectric layer on a flexible PEN substrate. The bottom gate, source, and drain electrodes were inkjet-printed with silver (Ag) ink. These inkjet printed semiconducting SWCNT-TFTs show an excellent mobility of 30 cm2/(Vs), small SS of 125 mV/dec, and good on/off ratio >104. We study the impact of hysteresis in the IDS–VGS curve of the TFT, which is evidence for a large number of traps controlling the device characteristics. We quantify the impact of trapped charge on device characteristics by studying the sweep rate dependence of hysteresis. Furthermore, several preliminary applications are explored by designing flexible inverters, NAND gates, and NOR gates using these TFTs. The value of gain in the inverter was achieved to be 3.0.